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Abstract. A family of gm −C biquad structures is derived. These biquads require only a pair of grounded capacitors 
and three transconductors. It is shown that a pair of complex zeros can be realized simply by replicating the output 
stage of the transconductance block, thereby constructing a second output current that is proportional to the original 
output current. Although these biquad structures are very compact, they allow independent programming of the 
ﬁlter’s center frequency and Q. IC simulations and measurements are presented using a ﬁfth-order tunable ﬁlter as 
an example. 
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1. Introduction In the next section we present two biquad struc­
tures which employ only three transconductors and two 
In general there are two analog ﬁlter synthesis tech- grounded capacitors, hence conserving both power dis­
niques: the passive prototype-based technique and the sipation and chip area. In Section 3 we discuss the ef­
biquad-based technique. Biquads are preferred when fect of the transconductance block nonidealities on the 
the desired ﬁlter transfer function has ﬁnite zeros. In performance. In Section 4 we give measured results of 
the last decade many different gm − C biquad struc- a ﬁfth-order ﬁlter that was designed using these biquad 
tures for monolithic ﬁlter implementation have been structures. 
reported [2], [5], [1]. These biquads are all based on 
realizing a pair of poles using a set of integrators con­ 2. Derivation of the Biquad Structures 
nected with feedback; the transmission zeros are then 
obtained by injecting weighted signals into the loop. Consider the simple structure shown in Fig. 1. The 
As discussed in [5], there are two ways of achieving transfer functions V1/Vin and V2/Vin are given by: 
these zeros without disturbing the location of the two 
poles: V1 1 + s gCm22 = (1)1. By coupling the input voltage to an appropriate C1 C1C2Vin 1 + s  + s2 gm1 gm1 gm2node (or set of nodes). In many cases this pro­
cedure results in a structure that contains ﬂoating V2 1
 = (2)
capacitors and hence requires input buffering. C1 C1C2Vin 1 + s  + s2 gm1 gm1 gm22. By feeding additional current (generated using an
 
additional transconductor) into a node with some
 The poles of this circuit are thus given by: 
ﬁxed impedance connected to ground. Using this 
approach one can design highly ﬂexible biquads gm2 gm1 C2 ([1], [4]) that use only grounded capacitors and s = −1 ± 1 − 4 (3)2C2 gm2 C1hence do not require input buffering. Unfortu­
nately, such biquads employ many (7–8) transcon- A pair of zeros can be realized by adding an ex­
ductance blocks, which can dissipate excessive tra feedforward path; this can be done conveniently 
power and require large chip area. by simply adding an extra proportional output to each 
transconductance block, as shown in Fig. 2. 
� � 
� � 
� 
� 
� 
� � 
� 
� 
Fig. 1. gm − C lowpass structure. 
Fig. 2. gm − C biquad structure that realizes a pair of transmission 
zeros. 
Fig. 3. Using a single-output transconductor as a summer: the circuit 
and its small signal equivalent. 
The core of the Fig. 2 biquad, shown within the dot­
ted lines, is simply the lowpass structure given in Fig. 1. 
The second outputs (labeled gm1 and gm2—these will be 
explained shortly), along with transconductance block 
gm3, are used to realize the zeros by summing currents 
i1 � and i2� , converting them into a voltage and adding 
this voltage to V2. These operations are illustrated in 
Fig. 3. 
To derive the transfer function of this biquad we can 
write, using Fig. 3, 
Vout = V2 + 1 (i1 � + i2� ) (4) gm3 
which gives: 
1 � �Vout = V2 + [gm1(Vin − V2) + gm2(V1 − V2)] (5) gm3 
Incorporating (1) and (2) into (5), we have the following 
ﬁlter transfer function: 
1 C1 1 C2 2 C1C21 + s + + sVout k1 gm3 k2 gm3 k1 gm3 gm2 = (6)C1 C1C2Vin 1 + s  + s2 gm1 gm1 gm2 
where ki1 ≡ gmi /g = 1, 2.mi , i 
The double-output transconductance blocks shown 
in Fig. 2 are realized by an additional output stage 
as illustrated in Fig. 4. Fig. 4(a) shows a conven­
tional single-output transconductor. Fig. 4(b) shows 
a double-output transconductor with gm and g ofm 
� (W/L)the same sign; notice that the ratio gm /g = m (W/L)� . 
Fig. 4(c) shows a double-output transconductor with 
gm and g of opposite sign which is a result of chang­m 
ing the diode connection from transistor M1 in Fig. 4(b) 
to transistor M2 and moving output current i � to the out 
drain of M1. 
From the transfer function given in (6) we can derive 
the ω0 and Q of the quadratic function in the numerator 
and the denominator: 
For the denominator, 
gm1gm2 gm1 C2 
ω0d = Qd = (7)C1C2 gm2 C1 
For the numerator, 
� gm3 C2k1gm3gm2 gm2 C1 
ω0n = k1 Qn = (8)k1 C2C1C2 1 + k2 C1 
Note that if k2 is controlled independently from the 
other transconductances (by varying gm2), Qn can be 
varied while keeping ω0n ﬁxed. 
By interchanging the identity of the input and output 
terminals of the Fig. 2 biquad, as shown in Fig. 5, it 
is straightforward to show that (1), (2) and (5) will 
still hold, but with Vin and Vout interchanged. Thus 
the transfer function of the Fig. 5 circuit will be the 
reciprocal of the transfer function given in (6). In this 
ﬁlter, the center frequency and ﬁlter Q (determined by 
the poles) will be given by (8). 
Since in the Fig. 5 structure the core two-integrator 
loop formed by gm1, gm2, C1 and C2 determines the ze­
ros of its transfer function, it is convenient to break this 
feedback in the various ways shown in Fig. 6 to realize 
the following different types of transfer functions: 
Fig. 4. (a) Single-output transconductor; (b) and (c) Double-output transconductors. 
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Fig. 5. gm − C biquad structure reciprocal to the one in Fig. 2. 
Fig. 6(a): 
C1 C2s 1 + sVout gm1 gm2 = � � (9)
1 C1 1 C2 C1C2Vin 1 + s  + + s2 k1 gm3 k2 gm3 k1 gm2 gm3 
Fig. 6(b): 
2 C1C21 + sVout gm1 gm2Notch : = (10)C2 C1C2Vin 1 + s  + s2 k2 gm3 k1 gm2 gm3 
sV1 g
C
m
2
2BP : = (11)C2 C1C2Vin 1 + s  + s2 k2 gm3 k1 gm2 gm3 
V2 1LP : = (12)C2 C1C2Vin 1 + s  + s2 k2 gm3 k1 gm2 gm3 
Fig. 6(c): 
2 C1C2
Vout s gm1 gm2
HP : = (13)C2 C1C2Vin 1 + s  + s2 k2 gm3 k1 gm2 gm3 
sV1 g
C
m
2
2BP : = (14)C2 C1C2Vin 1 + s  + s2 k2 gm3 k1 gm2 gm3 
V2 1LP : = (15)C2 C1C2Vin 1 + s  + s2 k2 gm3 k1 gm2 gm3 
Notice that the structure in Fig. 6(c) realizes a high pass 
ﬁlter whose loss at low frequencies neither depends on 
subtraction of signal currents nor requires the use of a 
ﬂoating capacitor. Another gm − C topology with this 
same desirable property was ﬁrst reported in [5]. 
A further simpliﬁcation of the biquads presented 
here is possible. Due to the way the two basic struc­
tures are implemented (see equation (4)), the currents 
I � , I1
�
−, I 
� and I � can be directly injected into the 1+ 2+ 2− 
output stage of the third transconductor (e.g. Fig. 7) 
Fig. 6. Additional structures derived by breaking a feedback loop in 
Fig. 5 circuit. 
without the need for extra current mirrors, thereby 
making transistors M1 and M2 in the double-output 
structure (Fig. 4(b) and 4(c)) unnecessary. Hence, we 
conclude that only two transistors must be added to a 
single-output transconductor to create a double-output 
transconductor suitable for implementation of the pro­
posed biquad structures, thus further simplifying the 
circuitry and reducing the output noise. 
Fig. 7. Avoiding the use of additional current mirrors in the double-output transconductors. 
Fig. 8. Block diagram of inverse Gaussian ﬁlter. 
Fig. 9. Ideal and measured magnitude frequency response of ﬁlter. 
 
 
Table 1. Transfer function magnitudes at zero frequency.
 
Circuit Low Freq. Transfer Function 
Fig. 5 Vout Vin (0) ≈ 1 +
g�  
m2 
gm2 
δ2 + 
� 
g�  
m1 
gm3 
− 1 
� 
δ1 
Fig. 6(a) Vout Vin (0) ≈ δ1 
Fig. 6(b) Notch Vout Vin (0) ≈ 1 −
g�  
m2 
gm3 
δ2 
BP V1 Vin (0) ≈ δ2 
LP V2 Vin (0) ≈ 1 −
g�  
m2 
gm3 
δ2 
Fig. 6(c) HP Vout Vin (0) ≈ δ1δ2 
BP V1 Vin (0) ≈ δ2 
LP V2 Vin (0) ≈ 1 −
g�  
m2 
gm3 
δ2 
3.	 Effect of Nonidealities on the Performance of 
the Proposed Structures 
Some of the factors limiting the performance of the pro­
posed structures, and that of any gm −C ﬁlter in general, 
are the parameters of the individual transconductance 
blocks, including: (A) nonzero output admittance; (B) 
nonzero input admittance; and (C) phase error due to 
nondominant poles. We will give some results con­
cerning the effect of each of these nonidealities. 
A. Nonzero Output Admittance: 
The most signiﬁcant effect of the nonzero output con­
ductance of the transconductance blocks is on the low 
frequency behavior of the biquads, since most of the 
transconductance blocks have a capacitor connected to 
the output. In order to analyze the effect of the nonzero 
output conductances on the low frequency behavior, 
the substitution sCi → goi can be made in each of 
the transfer functions given in the previous section. A 
listing of the magnitude, in terms of the of each of the 
δi ≡ goi /gmi (i.e., 1/δi is the intrinsic gain of the i th 
transconductance block), of these transfer functions at 
s = 0 is given in Table 1. We assumed that δi � 1 in  
order to simplify these expressions. 
We now consider the effect of output capacitance at 
each transconductance block. Notice that in all circuits 
in Fig. 2, Fig. 5 and Fig. 6, there is already a capacitor 
connected at nodes V1 and V2. Hence any additional 
parasitic capacitance present at these nodes from the 
transconductance block outputs will only shift the poles 
and zeros slightly. On the other hand, any capacitance 
C3 connected to the output of gm3 will contribute a 
parasitic pole at s = −gm3/C3. However, it can be 
shown that the desired poles and zeros of the Fig. 2 
circuit are not affected by the presence of this nonzero 
output capacitance. Unfortunately, this property is not 
shared by the Fig. 5 and Fig. 6 biquads. 
B. Nonzero Input Admittance: 
All of the biquads discussed in the previous section 
(with the exception of the highpass and notch ﬁlters) 
should give a magnitude that approaches zero for suf­
ﬁciently high frequency. However, if the capacitances 
that appear across the input terminals of the transcon­
ductance blocks are taken into account, then a number 
of capacitive loops are formed, giving rise to capacitive 
coupling between the outputs and input. This results in 
the injection of the input signal into the output nodes at 
high frequencies, thus creating additional zeros in the 
transfer functions. As a consequence of these zeros, 
ﬂattening will be observed at higher frequencies. (As 
discussed next, however, the transconductance blocks 
contribute a set of nondominant poles; hence, this ﬂat­
tening will be observed only over a ﬁnite range of fre­
quencies.) 
C. Nondominant Poles: 
All transconductance blocks contribute extra poles due 
to internal parasitic capacitances. It is discussed in [3] 
and [6] that in gm − C ﬁlters, the small phase shift that 
these extra poles contribute can result in a large error 
in the overall transfer function. However, since the 
biquads presented here consist of only three transcon­
ductance blocks, this error is kept at a minimum. 
4.	 Measured Results 
A ﬁfth-order band-limited inverse Gaussian ﬁlter using 
the biquad structure in Fig. 2 was designed and fabri­
cated using the MOSIS 2 − µ Orbit Analog Process. 
The normalized transfer function of the ﬁlter, whose 
block diagram is shown in Fig. 8 is given by: 
968.38 − 854.03s2 + 1752.25s4 
H(s) =	 2 (16)945 + 2268s + 2419.2s
+1451.5s3 + 497.7s4 + 79.6s5 
The poles and zeros are arranged in such a way that 
in the normalized frequency range ω = 0 − 1.15 its 
amplitude response provides equiripple approximation 
of an inverse Gaussian while having linear (Bassel– 
Thompson) phase response. This transfer function can 
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